itanium,
The cache size is a configuration (set by apple), the number of integer operations that can be performed in a clock cycle is part of the core chip design. What if I configured a machine with more ram and declared it to be faster than a machine with a higher clock rate? It could be...